Usamos cookies técnicas y el registro de visitas anonimizado de Zorky. Yandex Metrica (los datos se guardan en servidores en Rusia) solo se activa con tu consentimiento. Nunca vendemos datos. Más sobre cookies y estadísticas.
Zorky está en modo de prueba: todo es gratis. Los empleos y las páginas de empresas están abiertos a todos; los enlaces a las ofertas y tu selección personal se abren tras registrarte. Regístrate →
← Todos los empleos

Sr Principal Physical Design

Principal2 Locationshace 2 d
Stack
perlpython
Detalles
Experiencia
10+ años
Formación
Máster
Mostrar empresa y enlace
Gratis, tras iniciar sesión.
Postular
Sube tu CV: empleadores y reclutadores de distintos países que buscan tu perfil podrán contactarte directamente.
Enviar tu CV →
Descripción

Business Line Description: NXP's MPU Engineering (ACE) team is a central engineering organization responsible for developing and delivering Systems-on-a-Chip (SoCs) for NXP's Automotive, Edge, and Radar Processing business lines. MME's SoC Hardware Architecture team produces architectural solutions covering the very wide-range of SoCs required by the business lines. The team is challenged to produce industry-leading solutions covering very cost-sensitive, low power devices to highly-integrated, high performance, multi-domain devices compliant with the latest automotive and industrial safety and security standards.

We are seeking an experienced Digital Designer for Physical Design for advanced semiconductor products. This role will own end-to-end physical design execution across complex designs, driving delivery from RTL to silicon for cutting-edge technology nodes. The ideal candidate demonstrates deep technical expertise to implement a given design on silicon with optimized quality and meeting PPA targets.

Key

Responsibilities
  • End-to-End Physical Design Ownership Lead Physical design execution including floorplanning, synthesis, place & route, CTS, routing, STA, PDN, PDV and signoff. Drive timing, power, IR/EM, and physical verification closure to achieve tapeout readiness. Deliver optimized PPA (Power, Performance, Area) across complex designs. Aligns with internal expectations of implementing designs on silicon with optimal quality, PPA, and cost efficiency 2. Team Lead
Descripción completa, empresa y enlace para postular: después de iniciar sesión. Iniciar sesión
Los contactos del empleador (correo/teléfono/telegram) están ocultos en la vista previa pública. Envía tu CV para que los empleadores puedan contactarte directamente.
¿Pregunta urgente? Escribe a @termdocs